



# JMT110KT18T1


## Thyristor Module

### Features

- Half-bridge SCR configuration integrated in a single package

- High-thermal-conductivity DBC insulati

Parameter	Value	Unit
$V_{RRM}$	1800	V
$I_{T(AV)} (@ T_C = 85^\circ C)$	110	A
$I_{TSM} (@ t_p = 10ms)$	2250	A
$V_{T(Max)}$	1.80	V



	Conditions	Symbol	Values	Unit
Repetitive peak off-state voltage	$T_{vj} = 25^\circ C$	$V_{DRM}$	1800	V
Repetitive peak reverse voltage	$T_{vj} = 25^\circ C$	$V_{RRM}$	1800	V0
Non-repetitive peak off-state voltage	$T_{vj} = 25^\circ C$	$V_{DSM}$	1900	V
Non-repetitive peak reverse voltage	$T_{vj} = 25^\circ C$	$V_{RSM}$	1900	V
Average forward current	$T_C = 85^\circ C$	$I_{T(AV)}$	110	A 3ii 3-4.7 (3-4.7en)


**Electrical Characteristics (@  $T_C = 25^\circ\text{C}$  unless otherwise specified)**

Parameter	Conditions	Symbol	Values			Unit
			Min.	Typ.	Max.	
Peak forward voltage	$I_T=330\text{A}$ , $t_P=380\mu\text{s}$	$V_T$			1.80	V
Repetitive peak off-state current	$V_D = V_{\text{DRM}}$ , $T_{vj} = 25$	$I_{\text{DRM}}$			100	$\mu\text{A}$
	$V_D = V_{\text{DRM}}$ , $T_{vj} = 125$				40	mA
Reverse leakage current	$V_R = V_{\text{RRM}}$ , $T_{vj} = 25$	$I_{\text{RRM}}$			100	$\mu\text{A}$
	$V_R = V_{\text{RRM}}$ , $T_{vj} = 125$				40	mA
Threshold voltage	For power loss calculation only $T_{vj} = 125$ ,	$V_{\text{TO}}$			0.88	V
Dynamic resistance	$T_{vj} = 125$ ,	$r_T$			2.4	m
Triggering gate current	$V_D=12\text{V}$ $R_L=30$	$I_{\text{GT}}$	20		120	mA
Holding current	$I_T=1\text{A}$	$I_H$			250	mA
Latching current	$I_G=1.2 I_{\text{GT}}$	$I_L$			300	mA
Critical rate of rise of voltage	$V_D=2/3V_{\text{DRM}}$ $T_{vj}=125$ Gate Open	$dv/dt$	1000			V/ $\mu\text{s}$

**Ordering Information**

Device	Marking	Package	Weight	Inner Box	Pre Carton
JMT110KT18T1	JMT110KT18T1	T1	100g± 5/PCS	10 PCS	120 PCS

**Typical Electrical & Thermal Characteristics**







FIG 3: Forward characteristics

FIG 4: Relative variations of gate trigger current holding



**Circuit Diagram****Package Outlines (mm)**



Information furnished in this document is believed to be accurate and reliable. However, Jiangsu JieJie Semiconductor Co., Ltd assumes no responsibility for the consequences of use without consideration for such information nor use beyond it. This information in this document is subject to change without prior notice. Notwithstanding this, Jiangsu JieJie will fully comply with the terms outlined in a signed agreement. Products and information provided in this document have no infringement of patents. Jiangsu JieJie assumes no responsibility for any u4.BDC